The FMC134 provides customers with a high bandwidth and high channel count I/O solution that is ideal for multi-channel receivers in a wide range of applications.
With four 12-bit analog-to-digital channels up to 3.2GSPS or two analog channels up to 6.4GSPS, the FMC134’s design is based on the Texas Instruments™ ADC12DJ3200 and is mechanically and electrically compliant with the FMC+ standard (VITA 57.4), the next generation of small form factor expansion I/O for high performance FPGA-based systems.
The A/D JESD204B data interface connects to an FPGA using 16 of the 24 high speed serial lanes available on an FMC+ high serial pin count (HSPC) connector. The unused eight high speed serial lanes are passed to the top of the board, enabling the potential for FMC stacking.
The sample clock can be supplied externally through a coax connection or supplied by an internal clock source (optionally locked to an external reference) for multi-board and multi-channel synchronization.
The board also includes an external trigger input and two reference outputs that can be enabled for multi-board synchronization.
The front panel I/O can optionally be populated with MMCX or SSMC coaxial connectors. Analog I/O is AC-coupled.
When paired with the latest FPGA carrier cards with FMC+ sites - such as the Abaco VP880 or the VP868 with Xilinx® Ultrascale™ technology - customers can implement high performance algorithms on an industry standard platform.
- A guide to multi-channel synchronization for MIMO systems
- Addressing the challenges of low latency video system requirements for embedded applications
- Creating Flexible Hardware Systems with FPGA Partial Reconfiguration
- Electronic warfare: an introduction to low latency COTS solutions
- Hypersonic Flight Raises the Bar for Embedded Electronics
- Leveraging FPGAs for Evolving ISR Application Requirements.
- Selecting the Optimal DSP Solution for EW Applications
- Technologies for responding to rapid developments in cognitive RF and EW
Request a Quote
Contact an Expert