FMC407 FPGA Mezzanine Card
Clock and trigger distribution module

Product Details
The FMC407 is a low noise clock generation and distribution module with eight clock outputs and eight trigger outputs that are fully synchronized.
There are two configurations: 34.375MHz-200MHz or 34.375MHz-4.4GHz. The FMC407 is ideal for applications that require synchronous A/D or D/A sampling across multiple cards or systems.
This module can either distribute an externally supplied or a locally generated clock.
A synchronous trigger signal received from the FMC connector is distributed to the eight trigger outputs. Additionally, an external trigger signal can be synchronized to the output clocks and distributed on the eight trigger outputs.
Alternatively, it is also possible to distribute the external 1PPS or locally generated 1PPS signal for data time stamping.
The FMC406 is based on Analog Devices’ ADF4351 PLL synthesizer in combination with the Cypress Semiconductor CY29948AXI LVCMOS fan-out buffer. The FMC407 is based on Analog Devices’ ADF4351 PLL synthesizer in combination with the ADCLK954 LVPECL fan-out buffer.
The LINX RXM-GPS-F4-T GPS module provides the 1PPS signal for click and trigger synchronization for both configurations.

Downloads
Case Studies
Advanced Radio Astronomy Systems for Universal Observations
Solution Briefs
White Paper
A guide to multi-channel synchronization for MIMO systems
A guide to multi-channel synchronization for MIMO systems
Addressing the challenges of low latency for embedded applications
Creating Flexible Hardware Systems with FPGA Partial Reconfiguration
Electronic warfare: an introduction to low latency COTS solutions
Hypersonic Flight Raises the Bar for Embedded Electronics
Leveraging FPGAs for Evolving ISR Application Requirements.
Selecting the Optimal DSP Solution for EW Applications
Technologies for responding to in cognitive RF and EW
Contact An Expert
Looking for help with FMC407 FPGA Mezzanine Card
Clock and trigger distribution module



